,	Hits	Search Text	DB	Time stamp
Number				
1	42385	ccd	USPAT;	2002/07/29
. –			US-PGPUB	07:47
2	408	"oxide-nitride"	USPAT;	2002/07/29
		!	US-PGPUB	07:48
∃ 3	13	"oxide-nitride" and ccd	USPAT;	2002/07/29
			US-PGPUB	07:58
4	5171	"gate dielectric"	USPAT;	2002/07/29
i `			US-PGPUB	07:59
5	23569	oxide near2 nitride	USPAT;	2002/07/29
			US-PGPUB	07:59
6	289	"gate dielectric" with (oxide near2 nitride)	USPAT;	2002/07/29
		,	US-PGPUB	07:59
7	0	ccd with ("gate dielectric" with (oxide near2	USPAT;	2002/07/29
		nitride))	US-PGPUB	08:00
8	123	ccd and "gate dielectric"	USPAT;	2002/07/29
		1	US-PGPUB	08:00
9	84272	nitride	USPAT;	2002/07/29
-			US-PGPUB	08:00
10	71	(ccd and "gate dielectric") and nitride	USPAT;	2002/07/29
	. –	,	US-PGPUB	08:00
11	201472	@ad>20000626 or @rlad>20000626	USPAT;	2002/07/29
			US-PGPUB	08:01
12	65	((ccd and "gate dielectric") and nitride) not	USPAT;	2002/07/29
		(@ad>20000626 or @rlad>20000626)	US-PGPUB	08:01

Brief Summary Text - BSTX:

According to the present invention, a uninhase charge coupled device structure.

**Conding to the present invention a uninhase charge coupled device structure.

**Conding to the present invention a uninhase charge coupled device structure.


_ # X


There have previously been reported proposals for CCDs using only a single clock signal. P. P. Gelberger and C. A. T. Salama, Proceedings of the I.E.E.E., June, 1972, pp. 721 and 722 "A Uniphase Charge Coupled Device," suggest a structure making use of charge storage in an MNOS (metal nitride oxide silicon) structure to define in the silicon substrate the asymmetric potential wells required for unidirectional charge flow. The structure includes a silicon substrate with overlying layers of silicon dioxide and silicon nitride and spaced apart individual charge transfer electrodes on the nitride layer. Required potential wells are defined by forming an appropriate pattern of charge accumulation at the oxide-nitride interface. R. D. Melen and James D. Meindl, I.E.E.E., Journal of Solid State Circuits, February, 1972, pp. 92-93 propose a two-phase CCD structure employing a two-level offset aluminum-polysilicon gate structure with the aluminum and polysilicon gates connected together in pairs. Alternate gate pairs are connected to respective clock lines, one of which is held at a d.c. bias while clock pulses are applied to the other clock line. Both of these proposals have inherent fabrication and/or functional disadvantages.


Brief Summary Text - BSTX:

It is an object of the present invention to provide a uniphase <u>CCD</u> structure having a relatively simple structure and manner of operation.

Control of the Carlon of the C








----- KWIC -----

The device comprises a semiconductor body 10 of silicon with a surface 11 at which or near which the charge-coupled device 12 and the MOS transistor 13 are situated. The charge-coupled device comprises a range of clock electrodes 3a, 3b, 3c, etc. formed by thin, approximately 50 nm thick polycrystalline silicon tracks. These clock electrodes 3 constitute the conductive regions referred to above and are separated from the surface 11 by the thin dielectric layer 14. In the present embodiment, the gate dielectric only comprises a silicon oxide layer, but it may obviously also consist of a different insulating material or of double layers of, for example, silicon oxide and silicon nitride. The clock electrodes 3 are embedded in a dielectric layer 15 which may be entirely of silicon oxide, but which may obviously also be composed entirely or partly of other materials. The layer 15 is composed of two portions 15a and 15b, which will be discussed below.

▼ Details : Text ∴ Inserte j CHTML

KWIC



💌 Details 🐬 Test 🔗 Joseph 🖰 🦰 HIML

